Aluminum and gold nanowires were fabricated using 100 mm stencil wafers containing nanoslits fabricated with a focused ion beam. The stencils were aligned and the nanowires deposited on a substrate with predefined electrical pads. The morphology and resistivity of the wires were studied. Nanowires down to 70-nm wide and 5 µm long have been achieved showing a resistivity of 10 µΩcm for Al and 5 µΩcm for Au and maximum current density of ~10 8 A/cm 2 . This proves the capability of stencil lithography for the fabrication of metallic nanowires on a full wafer scale.
conductive molecules, 22 complex oxides 23 and magnetic alloys 24 and to pattern different substrates such as self-assembled monolayers (SAMs), 25 organic layers 26 , polymer substrates, 27 CMOS devices, 28 cantilevers and non-planar substrates. 20 Another important advantage of SL is that the stencils can be reused many times. 19, 26, 29, 30 In particular stencils containing nanoapertures have been used up to 12 times for Al depositions without showing any degradation or damage on the membranes. 29 The fabrication of stencils with silicon nitride membranes is based on conventional silicon microfabrication techniques. Once the stencil has been fabricated, it makes the patterning of metals simpler than using resist-based methods such as lift-off or metal etching. In Table 1 we compare the steps required for metal patterning using a stencil, lift-off and etching. 
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In this letter we present the parallel fabrication of metallic NWs on full wafer scale (100 mm diameter) using stencil lithography. In this work we have analyzed the dimensions, the electrical resistivity and the maximal current density before breaking of the nanowires. The stencils used for this work are made of thin reinforced membranes containing <100 nm wide nanoslits fabricated by focused ion beam (FIB) milling. These stencils have been used to deposit Al and Au NWs with nominal thicknesses of 60 nm and 45 nm respectively and widths in the range from 65 nm to 175 nm on substrates containing predefined electrical contact pads. The width and thickness of the deposited NWs were analyzed in order to study the pattern transfer from the apertures on the stencil to the deposited structures. This study revealed a size enlargement with respect to the stencil aperture, a thickness reduction compared to the nominal deposited thickness and a polycrystalline structure of the NWs. The
NWs show an ohmic behavior, with an electrical resistivity higher than bulk values and a maximal current density in the order of 10 8 A/cm 2 .
The stencils fabricated for this work contain corrugated membranes with nanoslits patterned by FIB milling and distributed across the entire wafer. 31, 32 The membranes are made of 100 nm thick low stress silicon nitride (LS SiN) with dimensions of 100 µm in width and 1 mm in length. This membrane thickness is required in order to pattern sub-100 nm apertures; however, membranes with such thickness are fragile to physical stress and may suffer deformations and ruptures. 19, 33 To increase their stability, the fabricated membranes are corrugated instead of being planar. The corrugations have a hexagonal ring geometry shown in Figure 1b . These corrugations give more stability to the membrane by increasing its moment of inertia. 31, 33 The stencil apertures are shown in Al and Au NWs were deposited on substrates with a 200 nm thick silicon oxide layer, predefined electrical contact pads and alignment marks. In the substrate for the deposition of Al NWs, the contacts pads and the alignment marks were made of a film of Pt(45nm)/Ti(5nm). On the substrate for Au NWs they were made of Au(40 nm)/Ti(5 nm). These structures were prepared by UV lithography, metal deposition and lift-off process. To deposit the NWs, the stencils were aligned and clamped with their respective substrate using a standard bond aligner system (Suss MA6/BA6). Then the stencil and substrate clamped for Al deposition were mounted into an evaporator for the deposition of 60 nm thick
Al by e-beam evaporation. The same process was used for the stencil and substrate for Au, depositing 45 nm thick Au by e-beam evaporation as well. In both cases, the depositions were done at room temperature without any temperature controller, base pressure of 10 -6 mbar and a deposition rate of 0.4 nm/s. The distance from the source to the substrate was 1 m and the material source ~1 cm in diameter.
The deposited structures consist of two side micrometric structures (to facilitate electrical contact) with a NW in between, corresponding to the apertures in the stencil membranes as illustrated in Figure 1c .
The NWs are deposited in between the predefined electrical contact pads to allow electrical measurements. Due to the curvature of the stencil and the substrate, there is a gap between them during the metal deposition. For full wafer stencils and substrates 100 mm in diameter, the size of the gap varies between 10 and 20 µm across the stencil-substrate interface (measured from focal distances with an optical microscope). This limits the resolution compared to chip-size (~1 cm) stencil deposition where there is a reduced and more uniform gap size (~1 µm) between stencil and substrate. show that the NWs have a polycrystalline structure.
In Figure 3a The analysis by Tapping Mode AFM shows that the thickness of the NWs (t NW ) depends on the width of the stencil apertures. Figure 3b shows the AFM image of an Al NW (same as in Figure 2b ) from where we have extracted cross sections through one of the micrometric side structures (CS-CT) and through the NW (CS-NW). The cross sections are shown in Figure 3c . This clearly shows that the micrometric side structure has the expected nominal thickness t n-Al =60 nm, defined from the Al deposition, whereas the NW thickness is only 30 nm. This behavior is observed also for Au NWs (Supporting Information, In order to extract the resistivity of the nanowires, electrical DC measurements at room temperature (~293 K) were performed using a probe station and a HP parameter analyzer. The resistance of the nanowires was measured keeping the electrical current below 100 µA to prevent wire breakdown. In resistance to obtain the resistance from the NWs. In Figure 5 the resistance of the Al and Au NWs distributed on the full wafer is plotted as a function of A -1 for different lengths. The cross section area (A) was calculated from the width and thickness measured from SEM and AFM images respectively.
As observed in Figure 5 , the resistance of the NWs increases as A is reduced and the slope of the curves is proportional to the length of the wire as expected from Eq 1. To extract the resistivity of the NWs, we have used the slope of R vs. A -1 from Figure 5 , dR/dA -1 =ρL, since the length of the NWs is known.
Taking the average from the slopes of the different lengths of NWs, the resistivity found for Al is ρ Al-NW =10.5±1.09 µΩcm and for Au ρ Au-NW =5.16±0.2 µΩcm. As a reference, we also deposited test films of Al and Au during the same evaporation as the NWs (t Au =45 nm and t Al =60 nm). The failure normally occurred in the middle of the NWs, where they probably reach the highest temperature. The resolution of stencil lithography is limited due to the inherent gap between stencil and substrate during deposition. This gap produces two effects: first, the material coming from the source to the substrate is deposited not only under the stencil aperture but also underneath the membrane as illustrated in Figure 7 ; and second, once the material lands on the surface, due to surface diffusion, the 14 material is able to spread since there are no lateral physical barriers preventing the material from going beyond the area under the stencil aperture. These two effects produce a structure in the substrate that is larger than the stencil aperture. The size enlargement, the blurring and the reduced thickness of the NWs are a consequence of the existence of this stencil-substrate gap. The final size and profile of the structures is determined by several factors like the source-stencil-substrate configuration (gap size, material source size and source-substrate distance), 33 the clogging of the aperture, 33 substrate
properties, 30 surface diffusion (temperature) 37 and the scattering through the stencil aperture 19 . The reduced thickness of the deposited NWs is a consequence of the reduction in the effective size of the material source when the stencil apertures are smaller than a critical size. This effect is illustrated in The measured room-temperature resistivity of the NWs (ρ Al-NW =10.5 µΩcm and ρ Au-NW =5.16 µΩcm) is larger than the reported bulk resistivity of Al and Au (ρ Al-bulk =2.65 µΩcm and ρ Au-bulk =2.21 µΩcm @ 293 K). 38 It is known that the conductivity of metallic films and wires decreases when the size scales are comparable to or smaller than the electron mean free path (Al~15 nm and Au~40 nm at room temperature 39 ) due mainly to two phenomena, 1) scattering at the surfaces 40,41 and 2) scattering at grain boundaries of conduction electrons. 42 The effect of these factors on the electrical resistivity depends on the degree of specularity of the scattering at the surface and on the electron reflectivity at the grain boundaries of the nanowires. were not annealed as in our case. 43, 45 If this dependence exists, it might be too small to be detected in our experimental conditions and dimensions. In our NWs we did not observe a change in grain size with the width or thickness of the NWs either. Given that the electrical resistivity and the grain size do not change with the size of the structures, this could be an indication that the resistivity of our NWs is dominated by grain boundary scattering. This is also supported by the fact that the grain sizes were smaller than the size of the NWs. Previous works reported that for thin films and NWs fabricated with templates or lift-off, the grain size was roughly equal to the structure dimensions. 43, 46, 47 In our case we did not observe such relation and this could be related to the way structures are deposited in SL.
Compared to lift-off or template growth, during SL the material lands freely on the surface without any lateral barrier restricting the spreading of the material or the growth of the structure. This probably affects the geometry and grain structure of the deposited NWs and this would have an impact on the electrical resistivity. We also observed that the increase in resistivity of NWs and films compared to bulk values is larger for Al than for Au. This behavior could be due to a larger surface roughness and a larger reflection at grain boundary scattering for Al than for Au. The difference in the growth, shape and grain structure of NWs fabricated by SL compare to lift-off or template methods may offer new information on the effect of the size and grain structure on the electrical conductivity of nanostructures.
(See Supporting Information, Figure SI 6 , for a comparison of the resistivity of the NWs with Au and Al thin films and Table SI 1 
